- Infos im HLRS Wiki sind nicht rechtsverbindlich und ohne Gewähr -
- Information contained in the HLRS Wiki is not legally binding and HLRS is not responsible for any damages that might result from its use -

Aurora Documentation: Difference between revisions

From HLRS Platforms
Jump to navigationJump to search
No edit summary
No edit summary
 
(3 intermediate revisions by the same user not shown)
Line 1: Line 1:
'''Manuals and Introductions'''
'''Manuals and Introductions'''


[https://www.hpc.nec/documents/ Landing page for all manuals, Compilers, Tools and Libraries of the SDK]
[https://sxauroratsubasa.sakura.ne.jp/Documentation Landing page for all manuals, Compilers, Tools and Libraries of the SDK]


[https://www.hpc.nec/forums/topic?id=p47cxv Getting started with compilers, Slides for Fortran and C++ Compiler, with Tuning]
[https://sxauroratsubasa.sakura.ne.jp/wiki/index.php?title=Special:WikiForum&forum=70 Getting started with compilers, Slides for Fortran and C++ Compiler, with Tuning]


[https://www.hpc.nec/forums/topic?id=p8kc9Z online training material from NEC Germany for workshops, feasable for self study]
[https://sxauroratsubasa.sakura.ne.jp/Special:WikiForum/Performance_Tuning_Guide_for_the_VE Tuning Guide]


[https://www.hpc.nec/forums/topic?id=pwdcB9 Tuning Guide, overview about vectorization and tuning]
[https://sxauroratsubasa.sakura.ne.jp/Special:WikiForum/Aurora_Vectorization_Training Vectorization Training, self guided material]


[https://www.hpc.nec/forums/ global online discussion forum about Aurora TSUBASA]
[https://sxauroratsubasa.sakura.ne.jp/Special:WikiForum global online discussion forum about Aurora TSUBASA]


'''Advanced Material'''
'''Advanced Material'''
Line 33: Line 33:
[https://www.hotchips.org/hc30/2conf/2.14_NEC_vector_NEC_SXAurora_TSUBASA_HotChips30_finalb.pdf Hot Chips 2018 Aurora TSUBASA Architecture, contains details about caches and memory design]
[https://www.hotchips.org/hc30/2conf/2.14_NEC_vector_NEC_SXAurora_TSUBASA_HotChips30_finalb.pdf Hot Chips 2018 Aurora TSUBASA Architecture, contains details about caches and memory design]


[https://doc.itc.rwth-aachen.de/download/attachments/44466567/Aurora_VE_Intro_ML.pdf AI on aurora]
[https://sxauroratsubasa.sakura.ne.jp/documents/veos/en/VEOS_high_level_design.pdf VEOS High Level Design Overview]
 
[https://veos-sxarr-nec.github.io/doc/VEOS_high_level_design.pdf VEOS High Level Design Overview]

Latest revision as of 16:36, 8 December 2022