- Infos im HLRS Wiki sind nicht rechtsverbindlich und ohne Gewähr -
- Information contained in the HLRS Wiki is not legally binding and HLRS is not responsible for any damages that might result from its use -
NEC Aurora HW: Difference between revisions
From HLRS Platforms
Jump to navigationJump to search
(Created page with "=== Hardware === * 64 NEC Aurora TSUBASA nodes with a single vector processor ** 8 cores per processor/VE, 2.1 TFlops peak ** 1.4 GHz frequency ** 32 vector pipes per core,...") |
No edit summary |
||
| Line 12: | Line 12: | ||
** 48 GB HBM memory per node | ** 48 GB HBM memory per node | ||
** 6 HBM channels, for 1.2TB/s memory bandwidth | ** 6 HBM channels, for 1.2TB/s memory bandwidth | ||
** 2xEDR 100GBit/s Infiniband links per VH | |||
Revision as of 12:06, 8 January 2020
Hardware
- 64 NEC Aurora TSUBASA nodes with a single vector processor
- 8 cores per processor/VE, 2.1 TFlops peak
- 1.4 GHz frequency
- 32 vector pipes per core, each doing 3 FMA per clock, resulting in 192 flops/cycle
- 64 vector registers
- little endian data formats
- Out of Order execution
- 256KB L2 cache per core
- 16MB shared LLC
- 48 GB HBM memory per node
- 6 HBM channels, for 1.2TB/s memory bandwidth
- 2xEDR 100GBit/s Infiniband links per VH