- Infos im HLRS Wiki sind nicht rechtsverbindlich und ohne Gewähr -
- Information contained in the HLRS Wiki is not legally binding and HLRS is not responsible for any damages that might result from its use -

NEC Aurora HW

From HLRS Platforms
Revision as of 11:23, 8 January 2020 by Hwwnec5 (talk | contribs) (Created page with "=== Hardware === * 64 NEC Aurora TSUBASA nodes with a single vector processor ** 8 cores per processor/VE, 2.1 TFlops peak ** 1.4 GHz frequency ** 32 vector pipes per core,...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigationJump to search

Hardware

  • 64 NEC Aurora TSUBASA nodes with a single vector processor
    • 8 cores per processor/VE, 2.1 TFlops peak
    • 1.4 GHz frequency
    • 32 vector pipes per core, each doing 3 FMA per clock, resulting in 192 flops/cycle
    • 64 vector registers
    • little endian data formats
    • Out of Order execution
    • 256KB L2 cache per core
    • 16MB shared LLC
    • 48 GB HBM memory per node
    • 6 HBM channels, for 1.2TB/s memory bandwidth
Retrieved from "https://kb.hlrs.de/platforms/index.php?title=NEC_Aurora_HW&oldid=5429"