- Infos im HLRS Wiki sind nicht rechtsverbindlich und ohne Gewähr -

Difference between revisions of "Aurora Documentation"

From HLRS Platforms
m (Hwwnec5 moved page Aurora Documenation to Aurora Documentation: typo)
(3 intermediate revisions by the same user not shown)
Line 1: Line 1:
[https://www.hpc.nec/documents/ Landing page for all manuals]
+
'''Manuals and Introductions'''
  
[https://www.hpc.nec/forums/topic?id=p8kc9Z online training material]
+
[https://www.hpc.nec/documents/ Landing page for all manuals, Compilers, Tools and Libraries of the SDK]
  
[https://www.hpc.nec/forums/topic?id=pwdcB9 Tuning Guide]
+
[https://www.hpc.nec/forums/topic?id=p47cxv Getting started with compilers, Slides for Fortran and C++ Compiler, with Tuning]
  
[https://www.hpc.nec/forums/ global online discussion forum]
+
[https://www.hpc.nec/forums/topic?id=p8kc9Z online training material from NEC Germany for workshops, feasable for self study]
 +
 
 +
[https://www.hpc.nec/forums/topic?id=pwdcB9 Tuning Guide, overview about vectorization and tuning]
 +
 
 +
[https://www.hpc.nec/forums/ global online discussion forum about Aurora TSUBASA]
 +
 
 +
'''Advanced Material'''
 +
 
 +
[https://veos-sxarr-nec.github.io/veoffload/index.html VE offloaind, running programm on VH and offloading parts to VE]
 +
 
 +
[https://sx-aurora.github.io/ blog about VE usage/tools/LLVM/offloading/HPCG performance]
 +
 
 +
[https://sx-aurora-dev.github.io/blog/ blog about aurora in deep learning/Tensorflow/LLVM]
 +
 
 +
[https://github.com/frovedis/frovedis frovedis, Spark like API for data analytics]
 +
 
 +
[https://github.com/sx-aurora-dev/tensorflow Tensor flow for Aurora]
 +
 
 +
[https://en.wikichip.org/wiki/nec/microarchitectures/sx-aurora wikichip article on Aurora TSUBASA architecture]
 +
 
 +
'''Presentations'''
 +
 
 +
[https://sx-aurora.github.io/posts/Vector-Computer-Evolution/ History of vector computers leading to SX aurora TSUBASA]
 +
 
 +
[https://www.hotchips.org/hc30/2conf/2.14_NEC_vector_NEC_SXAurora_TSUBASA_HotChips30_finalb.pdf Hot Chips 2018 Aurora TSUBASA Architecture, contains details about caches and memory design]
 +
 
 +
[https://doc.itc.rwth-aachen.de/download/attachments/44466567/Aurora_VE_Intro_ML.pdf AI on aurora]

Revision as of 18:38, 8 February 2020