- Infos im HLRS Wiki sind nicht rechtsverbindlich und ohne Gewähr -
- Information contained in the HLRS Wiki is not legally binding and HLRS is not responsible for any damages that might result from its use -

CRAY XE6 Hardware and Architecture: Difference between revisions

From HLRS Platforms
Jump to navigationJump to search
No edit summary
 
No edit summary
Line 1: Line 1:
coming soon
== Hardware of Installation step 0 ==
* 84 compute nodes / 1344 cores
** dual socket G34
*** Magny-Cours @ 2 GHz (Opteron(tm) Processor 6128)
*** 512KB L2 Cache, 12MB L3 Cache
*** HyperTransport HT3, max 102.4 GB/s per socket
*** 8 cores
** 32GB memory
* 12 service nodes
** 6-Core AMD Opteron(tm) Processor 23 (D0)
*** 2.2GHz
*** 16GB memory

Revision as of 11:07, 15 December 2010

Hardware of Installation step 0

  • 84 compute nodes / 1344 cores
    • dual socket G34
      • Magny-Cours @ 2 GHz (Opteron(tm) Processor 6128)
      • 512KB L2 Cache, 12MB L3 Cache
      • HyperTransport HT3, max 102.4 GB/s per socket
      • 8 cores
    • 32GB memory
  • 12 service nodes
    • 6-Core AMD Opteron(tm) Processor 23 (D0)
      • 2.2GHz
      • 16GB memory