- Infos im HLRS Wiki sind nicht rechtsverbindlich und ohne Gewähr -
- Information contained in the HLRS Wiki is not legally binding and HLRS is not responsible for any damages that might result from its use -

NEC SX-ACE HW

From HLRS Platforms
Revision as of 14:35, 30 January 2015 by Hwwnec5 (talk | contribs) (Created page with "=== Hardware === * 64 SX-ACE nodes with a single vectore processor ** 4 cores ** 1 GHz frequency ** 16 vectore pipes, each doing 2 add and 2 multiply per cycle for a peak pe...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigationJump to search
The printable version is no longer supported and may have rendering errors. Please update your browser bookmarks and please use the default browser print function instead.

Hardware

  • 64 SX-ACE nodes with a single vectore processor
    • 4 cores
    • 1 GHz frequency
    • 16 vectore pipes, each doing 2 add and 2 multiply per cycle for a peak performance of 64 GFlops per core
    • 64 GB of memory per node
    • 32 memory channels for 256GB/s bandwidth
    • around 260 Watt power consumption per node during Linpack