- Infos im HLRS Wiki sind nicht rechtsverbindlich und ohne Gewähr -
- Information contained in the HLRS Wiki is not legally binding and HLRS is not responsible for any damages that might result from its use -

NEC SX-9 Overview

From HLRS Platforms
Revision as of 11:57, 28 November 2008 by Hwwnec5 (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigationJump to search
The printable version is no longer supported and may have rendering errors. Please update your browser bookmarks and please use the default browser print function instead.

compute nodes

The HLRS SX-9 installation consists of 8 nodes SX-9 with

  • 16 CPUs each node
  • 512GB memory per node

The CPUs main features are

  • 8 pipesets (SX-8 had 4)
  • 3.2 Ghz clock
  • 2 add and 2 multiply per pipeset
  • 102.4 gflops peak performance
  • 256 gbyte/sec memory bandwidth

The 8 nodes are interconnected using an IXS switch, each node has a peak transfer performance of 32GB/s both directions.

The nodes connect to the filesystems with 4 2gbit FC channels.

frontends

the frontends which are used as access gateways, for crosscompiling and for interaction with batch system are 2 NEC Express5800 140-rf4, each having 4 2.93 ghz quadcore intel xeon CPUs and 18 GB of RAM.